Gå til innhold

ram oppset


brekkjern

Anbefalte innlegg

er det noen som kan se på det oppsette her.

General Information :

DIMM1 (RAS 1, RAS 0) : 512 (Double Bank) - DIMM, SDRAM

DIMM2 : Empty

DIMM3 : Empty

 

Memory Controller Information :

Memory Controller : Standard, FPM, EDO, Parity, ECC, SIMM

Number of connectors : 3

Max. Module Size : 1000 Mb

Max. Memory Size : 3000 Mb

Supported Speed : 70ns, 60ns

Supported Voltages : 3.3v

Error Detection Method : 32-bit ECC

Error Correction Capability : Single Bit

Current/Supported Interleave : 1-way/1-way

 

Chipset Information :

Type : SDRAM PC160

Frequency : 160 MHz

FSB/DRAM Multiplier : 1/1x

ECC Diagnostic : Nei

Interleave : 4-way

CAS Latency (tCL) : 3 clocks

RAS to CAS (tRCD) : 3 clocks

RAS Precharge (tRP) : 3 clocks

Cycle Time (tRAS) : 6 clocks

 

Information EEPROM (DIMM1) :

Manufacturer : Unspecified

Part Number :

Serial Number :

Type : DDR-SDRAM PC2100 (133 MHz)

Size : 512 Mb (2 rows, 4 banks)

Module Buffered : No

Module Registered : No

Width : 64 bits

Error Correction Capability : No

Max. Burst Length : 8

Refresh : Reduced (.5x)7.8 µs, Self Refresh

Voltage : SSTL 2.5

Supported Frequencies : 100 MHz, 133 MHz

CAS Latency (tCL) : 2 clocks @100 MHz, 2.5 clocks @133 MHz

RAS to CAS (tRCD) : 2 clocks @100 MHz, 3 clocks @133 MHz

RAS Precharge (tRP) : 2 clocks @100 MHz, 3 clocks @133 MHz

Cycle Time (tRAS) : 5 clocks @100 MHz, 6 clocks @133 MHz

Lenke til kommentar
Videoannonse
Annonse

Opprett en konto eller logg inn for å kommentere

Du må være et medlem for å kunne skrive en kommentar

Opprett konto

Det er enkelt å melde seg inn for å starte en ny konto!

Start en konto

Logg inn

Har du allerede en konto? Logg inn her.

Logg inn nå
×
×
  • Opprett ny...